Rules | Recent posts | topic RSS | Search | Register  | Log in

Digital question

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
phoenix_pavan



Joined: 10 May 2008
Posts: 24


Post10 May 2008 18:06   Digital question

Someone plz help

1 . There are 2 clocks of the same frequency but with a phase difference. Design a circuit to find which clock is lagging/leading:?:
Back to top
sree205



Joined: 13 Mar 2006
Posts: 411
Helped: 30


Post12 May 2008 7:45   Digital question

If the two clocks are XOR'ed, look for the XOR'ed output 1's posedge to coincide with a clock's posedge and negedge. The other clock is lagging this one.
Back to top
surisingh



Joined: 14 Jun 2007
Posts: 19
Helped: 1


Post12 May 2008 8:22   Re: Digital question

Hi,

Design a FF, Give one clock to the CLK input of FF, another clock to D input of FF
Look for the output of FF. If you get the '1' at the first clock, the clock at the D input is leading, else it is lagging.

Please let me know, if it is wrong.

Regards,
CSuresh
Back to top
sree205



Joined: 13 Mar 2006
Posts: 411
Helped: 30


Post12 May 2008 9:04   Digital question

Q will be tied to either 1 or 0 throughout, good solution
Back to top
jecyhale



Joined: 19 Feb 2008
Posts: 402
Helped: 39
Location: China


Post12 May 2008 10:28   Re: Digital question

phoenix_pavan wrote:
Someone plz help

1 . There are 2 clocks of the same frequency but with a phase difference. Design a circuit to find which clock is lagging/leading:?:


Use a flip-flop, one is the data and the other is the clock.
Then to check the output of flip-flop, you will get the different result.
If the result is '1', it means the data is the leading one.
Or else the clock is the leading one.
Back to top
phoenix_pavan



Joined: 10 May 2008
Posts: 24


Post12 May 2008 12:32   Re: Digital question

Thanx all of you for ur support.
It helped
Back to top
nine8



Joined: 18 Sep 2007
Posts: 26
Helped: 1


Post17 May 2008 16:17   Digital question

A DFF can do it easy .

one clock named A is used as Clock
The other is named B used as Input Data

if the output Q is "1", the B is leading,
of the output Q is "0", the A is leading.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap