Rules | Recent posts | topic RSS | Search | Register  | Log in

Issues to be taken care during clock changes

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
kalyansumankv



Joined: 30 Dec 2005
Posts: 17
Helped: 1


Post10 May 2008 7:52   Issues to be taken care during clock changes

Dear Friends,

Here i have some issues, hope i can find a helping hand in the eda board,
can some one let me know regarding the timing issues to be taken care when the data is changing the clock domain, like when the data is moving from a clock domain of 40Khz to 80Khz kind of thing.
Back to top
lakshman.ar



Joined: 29 Nov 2006
Posts: 86
Helped: 8


Post12 May 2008 6:19   Re: Issues to be taken care during clock changes

i hope this help u !

http://www.edaboard.com/viewtopic.php?p=429921#429921

WBR
Lakshman
Back to top
kalyansumankv



Joined: 30 Dec 2005
Posts: 17
Helped: 1


Post12 May 2008 6:40   Re: Issues to be taken care during clock changes

Dear Laksman,
Thanks a lot for your reply,
i actually implemented two-flop synchronizer to solve this issue in my case,
hope this solve the problem,if the problem still persists i will get back to you again,
Back to top
alpeshchokshi



Joined: 05 Mar 2006
Posts: 145
Helped: 4
Location: San Jose, CA


Post27 May 2008 0:09   Re: Issues to be taken care during clock changes

you can use the double flop synchronizer or fifo based synchronizer
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap