Rules | Recent posts | topic RSS | Search | Register  | Log in

memory arbiter

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Author Message
amburose



Joined: 21 Jun 2007
Posts: 21


Post10 May 2008 4:40   memory arbiter

is anybody know the concept of memory arbiter or related document(web link).....

kindly share with me...


thanks once again hearing from you......
Back to top
gck



Joined: 17 Oct 2006
Posts: 133
Helped: 4


Post13 May 2008 8:15   memory arbiter

The main concept of memory arbitar is sharing of the single memory with multiple user fairly.

So for that agent who want to access memory should raise request to arbiter, and arbiter will grant its request according the algorithem it has implemented in.

Algorithems like first come first serve are not fair enough for arbiter.


Look for arbiter, here it is specific case about memory.

Bus arbiter also work alike memory arbiter.

Hope this might help you to start
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap