Rules | Recent posts | topic RSS | Search | Register  | Log in

what can I learn that get a good job?

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Author Message
sadlife1000



Joined: 09 May 2008
Posts: 3


Post09 May 2008 8:01   what can I learn that get a good job?

my english so poor.
please don't mind my incorrect words.

like pld and clpd, using the verilog hdl.
form others doing the project,I think do the pld and cpld and fpga needs so good math ideal.
but my math so bad.I am graduted from a second stander china school.

How can I get a good job if I want to study in fpga!
thanks!
Back to top
Iouri



Joined: 17 Aug 2005
Posts: 685
Helped: 78


Post09 May 2008 18:34   what can I learn that get a good job?

Depends what do you mean by "good job" I think now, even in china you should need to have good English, and depends on your level of expertise there are a lot's of places in china where you can get job!
Back to top
muhammad_ali



Joined: 26 Mar 2008
Posts: 37
Helped: 7
Location: Egypt


Post09 May 2008 20:46   Re: what can I learn that get a good job?

first: you should change your name "sadlife". you are still fresh graduate. Smile
Back to top
gck



Joined: 17 Oct 2006
Posts: 133
Helped: 4


Post13 May 2008 8:59   what can I learn that get a good job?

Its great that you know, what's lacking in you.
So join some good communication courses.

For working on PLDS and CPLD more than math, logic is required which can be learned by practicing.
Search out for some good course related to VLSI.

You need to be good at digital for that.
Back to top
shangool



Joined: 18 May 2008
Posts: 4


Post18 May 2008 5:19   what can I learn that get a good job?

Learning fpga is not enough itself. fpga is used for dsp and also implementing complicated logic circuits. You should know them at first well and then try to implement several applications with fpga.
take it easy. life is not so bad!!
enjoy working fpga!
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap