Rules | Recent posts | topic RSS | Search | Register  | Log in

Calculate power consumed

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
jagadishpd



Joined: 04 Feb 2008
Posts: 1
Post08 May 2008 16:39   Calculate power consumed
I have written code for an ALU in Verilog and have simulated using Xilinx.Now I want to simulate it using Cadence tools and also calculate the power consumed by the design.
Do I need to modify my programs for NCLaunch and also can anyone tell me how to calculate power using Cadence tools?
Back to top
basha_vlsi



Joined: 19 Mar 2008
Posts: 23
Helped: 2
Location: Hyderabad, India
Post10 May 2008 8:52   Re: Calculate power consumed
hi

when u synthesize the code using rtlcompiler with appropriate constraints. u can fild various power
like leakage power, active power, total power etc
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap