| Author |
Message |
veioloko
Joined: 18 Aug 2006
Posts: 34
Helped: 3
Location: Brazil
|
 07 May 2008 13:15 Rules for PCB |
|
|
|
Hello!
Where can I find an article talking about some rules to design a PCB?
Like spacing tracks, the better way to avoid EMI
Thanks
|
|
| Back to top |
|
 |
EDA_hg81
Joined: 25 Nov 2005
Posts: 269
|
| 07 May 2008 14:54 Re: Rules for PCB |
|
|
|
| you can search on website by " high spped PCB design".
|
|
| Back to top |
|
|
senilicus
Joined: 26 Feb 2007
Posts: 47
Helped: 4
Location: The Netherlands
|
|
| Back to top |
|
|
venkat_kvr
Joined: 24 Jan 2007
Posts: 262
Helped: 15
|
| 09 May 2008 12:53 Re: Rules for PCB |
|
|
|
chk this
http://www.ultracad.com/article_outline.htm
|
|
| Back to top |
|
|
sandhya.im
Joined: 17 Jan 2008
Posts: 55
Helped: 2
|
| 16 May 2008 11:08 Re: Rules for PCB |
|
|
|
Pls visit this link
http://www.signalintegrity.com/pubsAlpha.htm
Some common Design Tips are here....
Guidelines for the design and layout of high-speed digital logic PCBs.
• Give a lot of consideration to component placement and orientation.
• Avoid overlapping clock harmonics. Make a harmonic table for each clock.
• Clock signal loop area must be kept as small as possible. Get paranoid about clocks!
• Use multilayer boards with power & ground planes whenever possible.
• All high frequency signal traces must be on layers adjacent to a plane.
• Keep signal layers as close to the adjacent plane layer as possible (< 10 mils).
• Above 25 MHz PCB's should have two (or more) ground planes.
• When power & ground planes are on adjacent layers, the power plane should be recessed from the
edge of the ground plane by a distance equal to 20 times the spacing between the planes.
• Bury clock signals between power & ground planes whenever possible.
• Avoid slots in the ground plane. Also applies to the power plane.
• If a segmented power plane is necessary, signal traces must not be routed over the slots.
• Filter (series terminate) the output of clock drivers to slow down their rise/fall times and to reduce
ringing (typically 33 to 70 ohms).
• Place the clocks & high-speed circuitry as far away from the I/O area as possible.
• Use a minimum of two equal value decoupling capacitors on DIP packages, four on square packages.
On high frequency/high power/noisy IC's many more capacitors may be necessary.
• Consider using embedded capacitance PCB structures for decoupling on h-f boards (>50 MHz)
• Use impedance-controlled PCB layout techniques (with proper terminations) where necessary
• On impedance-controlled PCBs, do not transition the signal from one layer to another unless both
layers are referenced to the same plane.
• On non impedance-controlled PCBs, when a clock transitions from one layer to another & the layers
are referenced to different planes add a transfer via or capacitor between the planes.
• All traces whose length (in inches) is equal to or greater than the signal rise/fall time (in
nanoseconds) must have provision for a series-terminating resistor (typically 33 ohms).
• Simulate all nets whose length (in inches) is equal to or greater than the signal rise/fall time (in ns)
• Connect logic ground to the chassis (with a very low Z connection) in the I/O area. This is crucial!
• Provide for an additional ground to chassis connection at the clock/oscillator location.
• Additional ground to chassis connections may also be required.
• Daughter boards (with h-f, noisy devices and/or external cables) must be properly grounded to the
motherboard and/or chassis (do not rely on the ground pins in the connector to provide this ground).
• Provide C-M filters on all I/O lines. Group all I/O lines together in a designated I/O area of the PCB.
• Shunt capacitors used in I/O filters must have a very low impedance connection to chassis.
• Use a power entry filter on the dc power line (both C-M & D-M)
• Most products in plastic enclosures need to be provided with an additional metal reference plane.
• Consider the use of board level component shields where applicable.
• Ground all heat sinks.
|
|
| Back to top |
|
|
Raju_epigon
Joined: 13 Feb 2008
Posts: 58
Helped: 4
|
| 03 Jul 2008 11:21 Re: Rules for PCB |
|
|
|
Dear veioloko,
Find the attached doc, i will help you
Thanks,
R. Balasubramaniaraju
|
|
| Back to top |
|
|
Raju_epigon
Joined: 13 Feb 2008
Posts: 58
Helped: 4
|
| 03 Jul 2008 11:23 Re: Rules for PCB |
|
|
|
Dear veioloko,
Find the attached doc, i will help you
Thanks,
R. Balasubramaniaraju
|
|
| Back to top |
|
|
insrusingh
Joined: 08 Jul 2008
Posts: 3
|
| 08 Jul 2008 13:32 Rules for PCB |
|
|
|
Hi
Important points to decide layer stackup
1) Grouping of the signals.
2) Impedence control
3) Number of routing layers depends upon your main BGA in the design.
4) Manufacturing constraint.
5) Power planes to be used.
|
|
| Back to top |
|
|
