Rules | Recent posts | topic RSS | Search | Register  | Log in

what is a transparent latch?

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
bradyue



Joined: 18 Jan 2008
Posts: 18


Post07 May 2008 4:04   what is a transparent latch?

is there any diffs between transparent latch and D-latch?
Back to top
badola



Joined: 04 Jan 2008
Posts: 86
Helped: 1
Location: bangalore


Post07 May 2008 5:21   Re: what is a transparent latch?

both are same
Back to top
shobhitk



Joined: 29 Jun 2006
Posts: 51


Post07 May 2008 8:41   what is a transparent latch?

yes transparent latch and D-Latch is Same
Back to top
surisingh



Joined: 14 Jun 2007
Posts: 19
Helped: 1


Post07 May 2008 9:26   Re: what is a transparent latch?

Hi,

Test compiler replaces latches with scannable latches wherever possible. If TC can't find scan cell equivalents for the latches, it marks the latches as non scan and issues warnings.

You can instruct TC to treat a non-scan latch as as a transparent latch using set_scan command.

In transparent mode, the values at the output pins of a latch depend only on the current values at the inputs, not on the stored value. A simple D-latch is in transparent mode when the enable pin is active.

D G Qactual Qtest compiler
0 1 0 0
1 1 1 1
x 0 Qprev x

Regards,
CSuresh
Back to top
vlsiva



Joined: 14 Mar 2008
Posts: 7


Post08 May 2008 15:05   REPLY

Hi,
Whenever Enable signal is 1, You will get the same input as the output. THatsy we are referring latch as a transparent latch.

Regards,
siva
vlsiva(at)yahoo.co.in
Back to top
basha_vlsi



Joined: 19 Mar 2008
Posts: 23
Helped: 2
Location: Hyderabad, India


Post10 May 2008 8:54   Re: what is a transparent latch?

both r same
latch is transparent to data
Back to top
abhi_k11



Joined: 04 May 2007
Posts: 4


Post11 May 2008 9:44   Re: what is a transparent latch?

yes both are same. Latch is said to be transaparent as it gives the same output as the input as long as there is enable to the latch is high.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap