Rules | Recent posts | topic RSS | Search | Register  | Log in

what is ERC rule in physical verification?

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
vamsi_addagada



Joined: 05 Jul 2007
Posts: 86
Helped: 3


Post06 May 2008 8:58   what is ERC rule in physical verification?

what is ERC rule in physical verification?
Back to top
sree205



Joined: 13 Mar 2006
Posts: 371
Helped: 28


Post06 May 2008 10:36   what is ERC rule in physical verification?

i think its electrical rule checking

http://www.rulabinsky.com/cavd/text/chap05-4.html

this link gives a little bit of idea on ERC
Back to top
vamsi_addagada



Joined: 05 Jul 2007
Posts: 86
Helped: 3


Post06 May 2008 11:02   what is ERC rule in physical verification?

thanks sree
Back to top
kumar_eee



Joined: 22 Sep 2004
Posts: 349
Helped: 4


Post06 May 2008 20:27   Re: what is ERC rule in physical verification?

Yes, Its Electrical Rule Checking.. Will try to get more details on this topic..
Back to top
vamsi_addagada



Joined: 05 Jul 2007
Posts: 86
Helped: 3


Post08 May 2008 7:35   what is ERC rule in physical verification?

thanks kumar
Back to top
ravichandra



Joined: 03 Feb 2006
Posts: 10
Helped: 3
Location: INDIA


Post08 May 2008 10:10   Re: what is ERC rule in physical verification?

ERC includes following checks

Logical Layer Definition
Tap/Gate/SD Connection
Soft Connection
Floating Gate/Substrate/Metals
Valid Device Voltages
SD Connection
Voltage Dependent Channel Length Checks

u can understand what it is by looking at these checks
let me know if u don't get it
Back to top
kumar_eee



Joined: 22 Sep 2004
Posts: 349
Helped: 4


Post11 May 2008 10:42   Re: what is ERC rule in physical verification?

ERC (Electrical rule check) involves checking a design for all well and substrate areas for proper contacts and spacings thereby ensuring correct power and ground connections. ERC steps can also involve checks for unconnected inputs or shorted outputs.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap