Rules | Recent posts | topic RSS | Search | Register  | Log in

Estimating Layout effort

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> PCB Routing & Schematic Layout software & Simulation
Author Message
senilicus



Joined: 26 Feb 2007
Posts: 54
Helped: 5
Location: The Netherlands
Post05 May 2008 9:40   Estimating Layout effort
Hi All,

At the moment, when asked for an estimation for the layout time, it is more or less a wild guess, based on designs done in the past.

Now we are are looking for a more structured way to estimate the design time needed for a given pcb, based on layer stack, no of components etc. etc.

I am very interested in any information for this issue.

Thanks in Advance
Back to top
sandhya.im



Joined: 17 Jan 2008
Posts: 57
Helped: 2
Post05 May 2008 12:51   Re: Estimating Layout effort
We have to look for the following factors while estimating effort

Design Complexity
No of Constraint interfaces
Time span for studying those interfaces and their guidelines
Layer stack up design
Placement issues if any
Layout Time
No of Experirnced PCB designers
[/quote]
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> PCB Routing & Schematic Layout software & Simulation
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap