electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

About clock and data recovery speed
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> About clock and data recovery speed
Author Message
icsoul



Joined: 28 Nov 2005
Posts: 72
Helped: 3
Post24 Apr 2008 12:01   

About clock and data recovery speed
How to simulate or measure the clock recovery speed?


Thanks for any advice!
Back to top
Google
AdSense
Google Adsense
Post24 Apr 2008 12:01   

Ads


Back to top
icsoul



Joined: 28 Nov 2005
Posts: 72
Helped: 3
Post29 Apr 2008 6:19   

Re: About clock and data recovery speed
Nobody knows?
Back to top
fanshuo



Joined: 21 Jun 2007
Posts: 381
Helped: 5
Location: Netherlands
Post29 Apr 2008 8:28   

About clock and data recovery speed
Can you make your question a bit more clear?
you are going to simulate or you are going to measure?
what kind of data?

By the way, your question is so general,if you want to have detailed answer, it is better that you first find a book to read
Back to top
AdvaRes



Joined: 14 Feb 2008
Posts: 1038
Helped: 46
Location: At home
Post29 Apr 2008 8:51   

Re: About clock and data recovery speed
icsoul wrote:
How to simulate or measure the clock recovery speed?


Thanks for any advice!


Hi icsoul. Please elaboarate.
In fact your question as it is has no sense since the speed of recovery is the Speed of the Receiver's PLL when locked.
Back to top
icsoul



Joined: 28 Nov 2005
Posts: 72
Helped: 3
Post29 Apr 2008 13:31   

Re: About clock and data recovery speed
fanshuo wrote:
Can you make your question a bit more clear?
you are going to simulate or you are going to measure?
what kind of data?

By the way, your question is so general,if you want to have detailed answer, it is better that you first find a book to read


hi, fanshuo

Both simulation and measurement methods are the key point I want to know.

Problem in detail:
The receiver receives serial PRBS stream and recovers clock from it through DLL based CDR structure. The time from serial data in to recovery clock out correctly is what I want to know. I don't know how to simulate this time. I don't know how to measure this time.

Could you give me some clues?

Added after 6 minutes:

AdvaRes wrote:
icsoul wrote:
How to simulate or measure the clock recovery speed?


Thanks for any advice!


Hi icsoul. Please elaboarate.
In fact your question as it is has no sense since the speed of recovery is the Speed of the Receiver's PLL when locked.


Hi AdvaRes

My CDR bases on DLL structure.

Could you show me the following questions?
1. How to simulate the locking time of PLL or DLL?
2. How to measure this time?
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> About clock and data recovery speed
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Question about Clock and Data Recovery,thanks. (3)
CLOCK AND DATA RECOVERY? (9)
Clock and data recovery (7)
clock and data recovery (2)
Clock and data recovery circuit (10)
Clock and data recovery for serial Link (4)
How to implimente a CDR (clock and data recovery) circuits. (8)
clock data recovery....? (5)
CLock Data Recovery (3)
clock data recovery (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS