Memory Design 6T SRAM cell simulation in virtuoso

EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Memory Design 6T SRAM cell simulation in virtuoso

Author

Message

vj007

Joined: 06 Mar 2007
Posts: 50
Helped: 1

03 Apr 2008 5:00 Memory Design

I want to design a 6T SRAM cell. can any one tell me how I can get the simulation results for that. I m using virtuoso for cell schematic design and layout design.

Fom

Joined: 10 Mar 2004
Posts: 778
Helped: 57
Location: Taiwan

03 Apr 2008 6:58 Memory Design

Using Virtuoso Analog Design Enviroment.
You can call it from Virtuoso Schematic Editor.

shiv_emf

Joined: 31 Aug 2005
Posts: 641
Helped: 16

08 Apr 2008 15:28 Memory Design

basic flow?

any link or doc will be of gr8 help

vj007

Joined: 06 Mar 2007
Posts: 50
Helped: 1

09 Apr 2008 6:27 Re: Memory Design

satrt reading j. m. rabey
the designing is given in that book.
then start making schematic in icfb schematic editor.

pasher

Joined: 24 Sep 2007
Posts: 9

23 Apr 2008 2:41 Memory Design

1.make your 6T_SRAM circuit in candence composer;
2.dump a spice netlist(6T_SRAM.spi);
3.write a control file to do a pre_simulation;
4.do its layout in virtuoso;
5.extract RC parameter to do post_simulation.