Rules | Recent posts | topic RSS | Search | Register  | Log in

Min cut via violations

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
vak



Joined: 06 Jun 2007
Posts: 61
Helped: 4


Post20 Mar 2008 1:20   Min cut via violations

Hi,
I am working on a 65nm design using SOC encounter. I am new user of SOCE, please provide your suggestion on the following issue.

I have completed the power planning of the design and did a sroute. At the end of the sroute, when i perform verifyConnectivity, the tool reports 40+ min cut via violations. After running fixMinCutVia, the tool was able to remove few and currently, I have 22 min cut via violations.

Do you have any suggestion to fix these?

Regards
vak
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap