Rules | Recent posts | topic RSS | Search | Register  | Log in

CMOS

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
bala9383



Joined: 01 Jun 2007
Posts: 30


Post19 Mar 2008 13:36   CMOS

If nMOS is connected to Vdd and pMOS is connected to GND. What wud happen ??

Explain plzz
Back to top
vlsitechnology



Joined: 01 Nov 2007
Posts: 242
Helped: 6


Post19 Mar 2008 17:34   CMOS

Then it will behave like a weak buffer..that is the reason we will connect nmos to vss and pmos to vdd

Bye take care
Back to top
RDRyan



Joined: 24 May 2007
Posts: 134
Helped: 17
Location: China


Post20 Mar 2008 2:37   CMOS

Your question is not very clearly.Maybe your meaning is that the buck (or body) of nMOS connect to Vdd and the buck of pMOS connect to GND. what will happen?

The buck of nMOS is P type, the source and the drain of the nMOS is N type, generally we connect the buck to GND, and the source and the drain connect to a higher voltage than GND. Then the PN junction will be reverse biased, and no current flow.
If we connect the buck of nMOS to VDD, the PN junction between source-to-buck and drain-to-buck will forward biased, and there will be a very large current flow between source to buck and drain to buck, which is not allowed.
The reason for pMOS is the same.

Ryan
Back to top
gurpreet.singh



Joined: 10 Mar 2008
Posts: 23
Helped: 1


Post20 Mar 2008 4:50   Re: CMOS

We connect substrate terminal NMOS to lowest potential and PMOS to highest potential because we need to reverse bias the drian source terminal with respect to channel and substrate and moreover if we do the reverse it will work as week buffer as when Vin =0 nmos will work and gives 1 at output and when Vin=1 then pmos works and vout =0 so it works as a buffer.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap