Rules | Recent posts | topic RSS | Search | Register  | Log in

Need tips for analyzing timing reports.

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
useless_skew



Joined: 19 Nov 2007
Posts: 49
Helped: 5


Post19 Mar 2008 9:43   Need tips for analyzing timing reports.

When I look at a timing report with setup in a reg-to-reg path, I look for

1. Startpoint and endpoint clk names and triggering edges.

2. Network delay & skew between the two clocks.
If the skew is large, then the clock tree is not properly synthesized or the clocks are not grouped.

3. Combinational delay.
If there is a weak cell in the datapath, increase its drive strength or add buffers.

Correct me if I am wrong and share your views.

thanks,
useless_skew
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap