Rules | Recent posts | topic RSS | Search | Register  | Log in

Verdi, debug with PSL assertion ?

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
quan228228



Joined: 23 Mar 2006
Posts: 214
Helped: 13


Post19 Mar 2008 9:08   Verdi, debug with PSL assertion ?

I do PSL assertion evaluation following verdi user guide like below.




After these, the verdi told me the information like below.

catch signa 11
------------------------
Could not locate pstack .... stack trace no available
------------------------
branchName=2007.04 cn| Date=04/05/2007 cn|Env=Linux.)
.....
------------------------
[4] Segementation fault verdi (core dumped)

What the information means? why the assertion evaluator can not generate an FSDB file containing the assertions and design signals?

Thanks in advance!

David


this the picture i capture when generating fsdb file.
Back to top
quan228228



Joined: 23 Mar 2006
Posts: 214
Helped: 13


Post20 Mar 2008 2:44   Verdi, debug with PSL assertion ?

pls help me!


DAvid
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap