reset/clear is one of input pins,when it is enable,the circuit will be reset ,in gerneral,it has nothing to do with clk.but the clk can make the circuit work.
The figure shows combined synch load and reset. The synch reset has higher priority than load. The CE is the carry from the previous (less significant) bit.
When the input not_SR (Synchronous Reset) is 0 (its active level), the values on inputs of the trigger are J=0 and K=1 and next clock pulse drives the output Qi to 0. If not_SR=1 and not_PE=1, then Di is enabled, or if not_PE=0 , then the CE is enabled.
Sorry, but you need login in to view this attachment
