Rules | Recent posts | topic RSS | Search | Register  | Log in

SOC Encounter

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
sachinmaheshwari



Joined: 07 Aug 2007
Posts: 84


Post17 Mar 2008 10:07   SOC Encounter

i want to go till GDSII
i have my code simulated using ncverilog
and i have also synthesized it using RC compiler
so after compiling i have .sdc and .v file
now i have to do place n route using SOC ENCOUNTER
i have the manual and all the reading material but still facing some problem
the libraries i have used is
UMC
both for iopads and standard cell
25C and 1.8V(temperature and voltage)
so, in SOC Encounter i impoterd the design but i am getting the iopins(the core area) but not the iopads (area outside the core area)
so what is the problem?
Back to top
snr_vlsi



Joined: 21 Jan 2008
Posts: 35


Post17 Mar 2008 11:38   Re: SOC Encounter

Hi,

First of all tell me whether ur design is a full chip or block.

Have you loaded the .io assignment file which contains the info. about pads like orientation, offset, and other info. Have you loaded the libraries correctly and in correct sequence.

check this first

thx

snr_vlsi
Back to top
sachin maheshwari



Joined: 22 May 2007
Posts: 6


Post17 Mar 2008 12:52   Re: SOC Encounter

i have implemented a synchronous up-down counter with load, reset and mode pins.
so i want to see its GDSII format,but i got stuck at encounter(cadence)
so before importing the design to SOC Encounter i have synthesized and generated .sdc and .v files only.

u was saying about .io file so its is generated before placement and floorplanning
while doing synthesis.
reply
Back to top
arunragavan



Joined: 01 Jul 2004
Posts: 484
Helped: 21
Location: India


Post17 Mar 2008 16:29   Re: SOC Encounter

Do you stiched your IO pads to your netlist..Do u have the pad instances in the netlsit?

Thanks
Back to top
vlsitechnology



Joined: 01 Nov 2007
Posts: 242
Helped: 6


Post17 Mar 2008 17:23   SOC Encounter

If the design is a block level then io assignment file contains the io pin information....It doesn't mean that io assignment file should contain only io pads information like orientation, offset and pad location information............

I request u to plz check ur files which ur importing

Hope it is clear to u

Bye take care
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap