DIGITAL PCELL LIBRARY

EDAboard.com Forum Index -> Analog IC Design & Layout -> DIGITAL PCELL LIBRARY

Author

Message

shalsrosy13

Joined: 08 Mar 2008
Posts: 11

12 Mar 2008 20:31 what is pcell

hello members

I am rosy , and i am working on a project (DIGITAL PCELL LIBRARY)
I have zero knowledge on PCELL , and I have some experience in working with cadence .... can i get some basic information regarding PCELL .
like what is a pcell..........?
how can i learn pcell layout......?
how is it different from normal cadence layouts ........?
Is pcell a design environment ......in which layouts like inverter,NAND ...etc are
are drawn . I am very much confused about this .....plz help me .
thank u Neutral

Google
AdSense
Google Adsense

12 Mar 2008 20:31 Ads

wgchan_do

Joined: 04 Feb 2008
Posts: 3
Helped: 1

13 Mar 2008 8:15 Re: DIGITAL PCELL LIBRARY

pcell means parameterized cell. It can be written in SKILL languge and executing it from CIW window. Or set design environment in Pcell mode and drawing it as layout. And giving the expressions to the corresoponding design. Usually, each device type has a corresponding Pcell layout. So you don't have to draw the tarnsistor layout from scratch. Just specify the size of the transistor and pcell will automatically create it for you. Usually use in Cadence VXL. For manu, go to your install path and doc directory to find the SKILL help menu.