| Author |
Message |
cfreng2
Joined: 12 Jul 2006
Posts: 112
Helped: 9
|
 04 Mar 2008 13:12 non 6T SRAM project help |
|
|
|
|
Hi all,
Im doing a project about non 6T SRAMs, particularly 7T and 8T SRAMs. I want to compare them by measuring the leakage currents (gate tunneling current and subthreshold current). I also want to compare them to the conventional 6T SRAM. Can anyone tell me how will I get these leakage currents? On what operating conditions will I get these leakage currents? I hope someone could help me with this. Your help and ideas is greatly appreciated.
|
|
| Back to top |
|
 |
sunjimmy
Joined: 10 Jan 2003
Posts: 142
Helped: 2
|
08 Mar 2008 17:50 non 6T SRAM project help |
|
|
|
|
May you explain why you use 7T/8T architecture for SRAM design ?
As far as i know, the leakage of 6T SRAM comes from process issue, not circuit issue. Because usually SRAM bit cell layout doesn't follow the layout design rule in order to save area.
|
|
| Back to top |
|
|
cfreng2
Joined: 12 Jul 2006
Posts: 112
Helped: 9
|
09 Mar 2008 12:10 non 6T SRAM project help |
|
|
|
|
| I am dealing with non 6T SRAM in my project because I want to compare the leakage of non 6T SRAM to the conventional 6T SRAM. That is the objective of my project.
|
|
| Back to top |
|
|
Google
AdSense
|
09 Mar 2008 12:10 Ads |
|
|
|
|
|
|
| Back to top |
|
|
sunjimmy
Joined: 10 Jan 2003
Posts: 142
Helped: 2
|
20 Mar 2008 17:07 non 6T SRAM project help |
|
|
|
|
May you kindly provide the schematic or papers regarding to 7T/8T SRAM bit cell ?
As far as i know, the leakage current comes from;
1. device Ioff current
2. junction leakage
3. gate-oxide leakage in nm design
Hope it helps 
|
|
| Back to top |
|
|
