| Author |
Message |
kishore111281
Joined: 19 Feb 2008
Posts: 14
|
 27 Feb 2008 8:36 regarding place and route |
|
|
|
|
| Hi after doing place and route will it reduce my dut's frequency, if so why? please correct me if i am wrong.
|
|
| Back to top |
|
 |
Google
AdSense
|
27 Feb 2008 8:36 Ads |
|
|
|
|
|
|
| Back to top |
|
|
hqqh
Joined: 07 Feb 2002
Posts: 255
Helped: 8
Location: www
|
27 Feb 2008 9:32 Re: regarding place and route |
|
|
|
|
Hi,
the placement and also the routing have an impact on the parasitic resistances and capacitances. Therefore you normally you will carry out an parasitic extraction after place and route and do a post-layout simulation. Then you will get your "final" design operating frequency.
Regards,
hqqh
|
|
| Back to top |
|
|
kishore111281
Joined: 19 Feb 2008
Posts: 14
|
27 Feb 2008 10:42 Re: regarding place and route |
|
|
|
|
thank you, i didnt get exact answer , my doubt is effect of place and route on frequency , whether it will increase or decrease.
thanks in advance.
|
|
| Back to top |
|
|
Saravanan.G
Joined: 12 Oct 2007
Posts: 13
Location: Bangalore,India
|
27 Feb 2008 12:58 Re: regarding place and route |
|
|
|
|
Place and route blocks are not optimized like custom layout.
some optimization is done using timing driven placement.
RC of routings plays role in P&R blocks.
P&R tool does not optimize inside cell level and uses existing std cells.
In custom layout both cell layout and routings signal can be optimized.
|
|
| Back to top |
|
|
asicganesh
Joined: 18 Oct 2007
Posts: 53
Helped: 1
|
27 Feb 2008 13:37 Re: regarding place and route |
|
|
|
|
Kishore you just generate the netlist (schematic or circuit connections) after synthesis, which takes the maximum delay path and calculates the Frequency for your design..
Say now this schematic has to be fabricated on a die of much smaller size.. lot of parameters come into picture.. like routing delay, paracitic capacitance, si, etc.. which affect the circuit operation, frequency, etc.
Hence after P&R by Backend team.. the Frequency may decrease/increase..
|
|
| Back to top |
|
|
kishore111281
Joined: 19 Feb 2008
Posts: 14
|
28 Feb 2008 9:34 Re: regarding place and route |
|
|
|
|
thank you , I got the answer with respect to ASIC, suppose if i am going for FPGA , will it be the same as that of ASIC. Why i am asking is i have designed some modules for perticular design , but when i am done with synthesis it has given one frequency , but after doing P&R some modules got raise in frequency and some module lost frequency.
Thanks in advance.
|
|
| Back to top |
|
|
mahmoudgazzar
Joined: 05 Oct 2007
Posts: 5
|
02 Mar 2008 22:06 regarding place and route |
|
|
|
|
| i think a raise in frequency is a bit awkward ....i may mean that the previous calculation was fault or the current one is the faulty one .....
|
|
| Back to top |
|
|
