State machine

EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> State machine

Author

Message

sameem_shabbir

Joined: 05 Jan 2008
Posts: 100
Helped: 3
Location: Pakistan

09 Feb 2008 8:36 State machine

Hi all
I have two questions to ask

1. What is a state machine?
2.How to implement it in verilog

Thnx

kvingle

Joined: 05 Nov 2007
Posts: 167
Helped: 16
Location: Mumbai, India.

09 Feb 2008 11:47 Re: State machine

to know what a state machine is...
refer any basic digital electronics book..
or their is a web site that might help you
http://www.google.com
and if you want to learn how to code a state machine in verilog...
refer to any basic book on verilog..such as sameer palnitkar's primer
regards..

deepu_s_s

Joined: 24 Mar 2007
Posts: 329
Helped: 13

10 Feb 2008 16:44 State machine

there are mainly two kind of state machines

Mealy FSM
Moore FSM

in the first kind, the outputs depends on the present state and the inputs.

in the second kind, the output depends only on the present state.

For coding in verilog refer to any verilog design books. you can fing plenty of books in the form

Thanks and regards
Deepak

Google
AdSense
Google Adsense

10 Feb 2008 16:44 Ads

hairo

Joined: 20 Nov 2006
Posts: 138
Helped: 18
Location: nowhere

10 Feb 2008 23:51 Re: State machine

hi sameem,

i also learn verilog at the moment. this link will help u about FSM using verilog. hope this help.

http://www.asic-world.com/verilog/memory_fsm2.html#Introduction_to_FSM

regards,

calm

Joined: 17 Oct 2005
Posts: 264
Helped: 5

11 Feb 2008 2:15 State machine

Mealy FSM
Moore FSM

anandanips

Joined: 21 Dec 2007
Posts: 20

11 Feb 2008 7:23 Re: State machine

there are two state machines.
1.melay state machine(melay FSM)
2. moore state machine(moore FSM)

verilog code for this is thereb in digital design(3rd edition) by morris mano book.you can refer it.