| HDL Compiler for Verilog - Synopsys |
| Author | Message | ||||||||
|---|---|---|---|---|---|---|---|---|---|
| daniel_shk Joined: 01 Feb 2008 Posts: 3 |
|
||||||||
| FvM Joined: 22 Jan 2008 Posts: 2686 Helped: 439 Location: Bochum, Germany |
|
||||||||
| calm Joined: 17 Oct 2005 Posts: 268 Helped: 5 |
|
||||||||
| All times are GMT + 1 Hour |