electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

regarding metal layer thickness


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> regarding metal layer thickness
Author Message
vinayshivakumar



Joined: 17 Dec 2007
Posts: 27


Post11 Jan 2008 10:26   

regarding metal layer thickness


I have 2 questions regarding metal layer thickness in asic processes :

1) Why is it that the upper metal layers are thicker ??
2) Why is there a minimum metal density DRC check on the metal layers ?

Regards,
Vinay Shivakumar
Back to top
vlsitechnology



Joined: 01 Nov 2007
Posts: 262
Helped: 6


Post13 Jan 2008 18:15   

regarding metal layer thickness


Designers are nothing to do with the thickness the only factor which depends is width........we will vary the width bcz the resistance will be low so tht the IR drop will be less.....And the thickness is a fab issue we are not going to do anything with the thickness bcz its not in our hand


There is a minimum metal density check because when we do fabrication then at tht time they have to concentrate on the density right? so we have to concentrate on rules..like Chemical mechanical planiariazation and so on
Hope it is clear for u
Bye take care
Back to top
moriar



Joined: 28 Aug 2007
Posts: 21
Helped: 3


Post15 May 2008 8:38   

regarding metal layer thickness


1) Upper metal layers are thicker because they are typically used for power routing. You need thicker metal for higher current density. Basically designers request a thicker metal from the fab.

2) CMP. During processing of the wafer, you need to ensure sufficient planarization. Otherwise the fabrication becomes funny. Hence polishing. But in order for polishing to be done properly, you need each "layer" to be sufficiently "spread out" . Hence minimum metal density. But density may be irrelevant if the fab helps you handle it - dummy insertion. You can ask the fab further on this.
Back to top
Google
AdSense
Google Adsense




Post15 May 2008 8:38   

Ads




Back to top
vlsitechnology



Joined: 01 Nov 2007
Posts: 262
Helped: 6


Post15 May 2008 10:10   

regarding metal layer thickness


And one more point is For not to have any density related problems like Erosion, Dishing and to achive uniform etching rates we give more importance to minimum metal density...Hope it is clear for you.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> regarding metal layer thickness
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
which metal layer to use for GND and POWER LAYER (5)
What is the function of 'net' layer purpose for metal layer? (2)
Use Metal layer drawing put text on layer (10)
CST : Metal Thickness (3)
Metal thickness in ie3D (1)
metal with different thickness (1)
How to find the metal thickness? (7)
Wafer layer thickness (1)
thickness of four layer board ? (1)
Where i could define the thickness of metal in momentum??? (4)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS