electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

NiosII Sytem - Master Thesis! Any Idea?


Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> NiosII Sytem - Master Thesis! Any Idea?
Author Message
fasmatikos



Joined: 05 Nov 2004
Posts: 82
Helped: 3


Post04 Dec 2007 0:10   

NiosII Sytem - Master Thesis! Any Idea?


hello everybody,

I am just about to take my master thesis on digital system design...My supervisor asked me to come with an idea about a NiosII system..............What do you suggest me to do, that will include a niosII system ? We will use the Altera's DE2 board. My field is more vhdl....than c/c++...

any suggestion will be fine
thanx a lot
fasmatikos
Back to top
btminzon



Joined: 12 Jun 2006
Posts: 145
Helped: 19
Location: Brazil


Post04 Dec 2007 10:19   

Re: NiosII Sytem - Master Thesis! Any Idea?


Hey fasmatikos, a good (and very chalange) idea is to develop a CNC Control. You can design a 3 axis control system, using Quadrature encoder, using the control formulas such as acceleration, speed, PI,PD,PID, etc.
I have used Nios II to develop a Fiscal printer also. THats a much simpler idea, but also good. Try it!!! good luck!!

http://www.fpga4fun.com/CNC.html

Breno
Back to top
fasmatikos



Joined: 05 Nov 2004
Posts: 82
Helped: 3


Post04 Dec 2007 15:01   

NiosII Sytem - Master Thesis! Any Idea?


thanx breno for your suggestion! I will look into it Wink
Back to top
Google
AdSense
Google Adsense




Post04 Dec 2007 15:01   

Ads




Back to top
Iouri



Joined: 17 Aug 2005
Posts: 687
Helped: 79


Post04 Dec 2007 18:31   

NiosII Sytem - Master Thesis! Any Idea?


Every year Altera is holding NIOS II Embedded Processor Design Contest, look on the web on altera.com and see what you can re-use, unless you want to participate there
Back to top
free_electron



Joined: 13 Dec 2007
Posts: 13
Helped: 1


Post13 Dec 2007 5:40   

Re: NiosII Sytem - Master Thesis! Any Idea?


Here is a sugestion : fix the nios core ...

You can start by giving it an interrupt system that doesnt require 765 clockticks to start handling it and 422 to return from the interrupt ... ( read the datasheets. interrupt response is horrible on the NIOS. The whole point of an interrupt is so you can tell the cpu : drop whatever you are doing and go do this ... the NIOS II need over 1000 clockticks to do that ... kind of missing the point completely. I tried porting code form an 8051 with 4 interrupts to NIOS. the 8051 could cope at 4 MHZ .. the NIOS would have had to run at over 600 MHZ to have the same response ...... and i was hoping to speed up the 32 bit integer arithmetic by switching form a 8051 to a NIOS core.... duh !)

and while you are at it : give it a true multilevel interrupt system and not that for-next loop they cram into your code behind your back...
Back to top
btminzon



Joined: 12 Jun 2006
Posts: 145
Helped: 19
Location: Brazil


Post13 Dec 2007 15:32   

Re: NiosII Sytem - Master Thesis! Any Idea?


wow, this seems more like a phd thesis!!! its a very good and very chalenger idea!!! i liked!!
Back to top
Iouri



Joined: 17 Aug 2005
Posts: 687
Helped: 79


Post13 Dec 2007 18:48   

NiosII Sytem - Master Thesis! Any Idea?


or make MMU for NIOS
Back to top
babydance



Joined: 14 Apr 2006
Posts: 27
Helped: 1


Post26 Dec 2007 5:08   

NiosII Sytem - Master Thesis! Any Idea?


with NIOSII you can do a lot. My friends worked on multimedia project such as image processing, audio processing, equalizer and so on using NIOS II system
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> NiosII Sytem - Master Thesis! Any Idea?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
NiosII System ...Master Thesis! Any Suggestion (1)
Any nice idea for MSc thesis/Project? (6)
Master Thesis (1)
suggestion on master thesis (3)
My master thesis - switched amplifier (3)
Master thesis subject needed (6)
Master Thesis Suggestions Needed (1)
Help needed in getting Master thesis (5)
Please help-- choosing a topic for master thesis (4)
Master thesis to work for great mobile operators? (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS