electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Synchronous and asynchronous design in SOC encounter


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Synchronous and asynchronous design in SOC encounter
Author Message
vlsitechnology



Joined: 01 Nov 2007
Posts: 262
Helped: 6


Post06 Nov 2007 19:47   

Synchronous and asynchronous design in SOC encounter


What is the difference between synchronous and asynchronous design

IF we have two clocks in synchronous design then there will be a chance that my skew will not meet the design requirements after doing the optimization also then at that time how shd i optimize the design?
can anyone explain me?
Back to top
Google
AdSense
Google Adsense




Post06 Nov 2007 19:47   

Ads




Back to top
gliss



Joined: 22 Apr 2005
Posts: 670
Helped: 61
Location: Boston


Post06 Nov 2007 20:40   

Synchronous and asynchronous design in SOC encounter


Synchronous systems are driven by clock networks. Asynchronous ones aren't. SOC has automated tools for timing analyzis and optimization. You can run these tools at different points in the flow. After clock tree synthesis you can perform optimization like moving blocks around and changing/adding clock buffers.

For example, if there is too much scew, you can replace and reroute the design, change the clock tree scheme, use different buffers/etc. When you do this optimization you possibly are using more area and more power,

Also, most good ASIC libraries include two times of buffers, one for general use and one specifically for clock signals, make sure you're using the appropriate ones.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Synchronous and asynchronous design in SOC encounter
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Synchronous and Asynchronous Design (10)
Synchronous vs Asynchronous design (12)
Is synchronous or asynchronous design prefered? (3)
@ltera:Asynchronous vs Synchronous Circuit Design (2)
synchronous and asynchronous (13)
Synchronous and asynchronous (4)
What is difference Cadence SOC encounter and first encounter (3)
difference between soc encounter and first encounter (4)
Synchronous & Asynchronous State Machine Design-VHDL (5)
Difference between synchronous and asynchronous CDMA? (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS