electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

start up circuit problem


Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> start up circuit problem
Author Message
devop



Joined: 05 Dec 2006
Posts: 87


Post05 Nov 2007 8:15   

start up circuit problem


hi ,can anyone tell me how the start up circuit works?


Sorry, but you need login in to view this attachment

Back to top
mpig09



Joined: 26 Aug 2005
Posts: 132
Helped: 6


Post05 Nov 2007 11:36   

Re: start up circuit problem


Dear devop :

When VDD increases from 0V-->VDD slowly and under 1V, inverter(P2, N2)
input is "Logic 1", then P3 turn on.

When VDD increases over 1V, inverter(P2, N2) input is "Logic 0" then P3 turn
off.


I hope this will help you.
mpig
Back to top
Google
AdSense
Google Adsense




Post05 Nov 2007 11:36   

Ads




Back to top
vicky



Joined: 11 Aug 2004
Posts: 240
Helped: 19


Post05 Nov 2007 11:39   

Re: start up circuit problem


HI DEAR,

kindly clear one thing please that are both sources are vdd or one of these is vss source, kindly clearify
Back to top
master_picengineer



Joined: 03 Sep 2007
Posts: 1050
Helped: 62


Post05 Nov 2007 12:32   

start up circuit problem


Are you sure about your schematic ?
Back to top
devop



Joined: 05 Dec 2006
Posts: 87


Post06 Nov 2007 13:38   

Re: start up circuit problem


mpig09 wrote:
Dear devop :

When VDD increases from 0V-->VDD slowly and under 1V, inverter(P2, N2)
input is "Logic 1", then P3 turn on.

When VDD increases over 1V, inverter(P2, N2) input is "Logic 0" then P3 turn
off.


I hope this will help you.
mpig

can you explain why inverter(P2, N2) input is "Logic 1", ???

vicky: I don't undestand you.
picengineer:I get the circuit from a real chip,but I don't know how the circuit work,maybe it's useless,who konws Smile
Back to top
mpig09



Joined: 26 Aug 2005
Posts: 132
Helped: 6


Post07 Nov 2007 1:20   

Re: start up circuit problem


Dear all :

It is my mistake, I think vicky's suggest is right.
When the gate of P1 connects vss, the function looks right.

The "logic 1" is not real power supply voltage, when vdd increase
but under 1V, P1 will output the VDD value, the value is under 1V, but this
voltage need to driver N2 to turn on, so the size of NMOS I think can't the
same when you want a start up function.


mpig
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> start up circuit problem
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Testing a Start-up Circuit (8)
Soft-start circuit (1)
Start up circuit for bandgap (3)
VCO & Start up Circuit (2)
Start Circuit for LC Oscillator (5)
Circuit for photoresistor to start motor. (1)
start-up circuit for widlar bandgap (8)
electrical characteristics of soft start circuit (3)
How to start learning analog circuit design (38)
Regd. Current reference and start up circuit (7)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS