electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

how to tranfer a pulse from a clock domain to another clock?


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> how to tranfer a pulse from a clock domain to another clock?
Author Message
littlefield



Joined: 07 Jul 2007
Posts: 25


Post20 Oct 2007 12:08   

how to tranfer a pulse from a clock domain to another clock?


how to tranfer a pulse from a clock domain to another clock domain?
the frequence of both clocks are not define
and can't use fifo.
Back to top
Google
AdSense
Google Adsense




Post20 Oct 2007 12:08   

Ads




Back to top
stevepre



Joined: 10 May 2001
Posts: 92


Post21 Oct 2007 10:52   

Re: how to tranfer a pulse from a clock domain to another cl


this is a very practical and useful logic.

Let's say, you want to transfer a pulse in clock domain A (clka) into another pulse in clock domain B (clkb).

First, you make a "toggle" signal in clock domain A. That is, whenever there is a pulse, you toggle this signal.

Second, you double sync this "toggle" signal to clkb domain, let's call the synced signal toggle_sync2.

Third, you delay it again in clock domain b, and let's called it toggle_sync3

the pulse in clock domain b will be:
toggle_sync2 ^ toggle_sync3
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> how to tranfer a pulse from a clock domain to another clock?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
how to detect a pulse from a fast clock domain to a slow one (15)
how to sync fast domain clock to slow domain clock domain (2)
How to generate clock from FPGA to run another IC (6)
How to transfer a pulse from clock1 domain to clock2 domain? (3)
Help PLZ!! FPGA Clock- creating a clock from the input clock (4)
[HELP] How to get a 32K clock from a 48M clock? (8)
mutiple clock domain , method to avoid clock skew (5)
Query regarding timing from faster to slower clock domain (2)
[Req] How to do Clock Domain Checking(CDC)? (3)
how to check CDC (cross-clock domain) error? (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS