electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

digital timer with JK flip flop
Post new topic  Reply to topic    EDAboard.com Forum Index -> Hobby Circuits and Small Projects Problems -> digital timer with JK flip flop
Author Message
brons



Joined: 22 Mar 2007
Posts: 3
Post13 Oct 2007 8:45   

digital timer with JK flip flop
could anyone help me in building a digital clock using JK flip flop circuit.. thanks
Back to top
tvincent



Joined: 20 Aug 2007
Posts: 48
Helped: 1
Location: Texas
Post13 Oct 2007 14:08   

Re: digital timer with JK flip flop
"D" type is most common
Use the clock input, connect the D input to the not "Q". This will divide your clock by (2). put two together and you will have a divide by (4). and so-on

Here is another link for JK's
http://www.play-hookey.com/digital/frequency_dividers.html

Hope this helps.
Back to top
Google
AdSense
Google Adsense
Post13 Oct 2007 14:08   

Ads


Back to top
chaitu_88



Joined: 06 Dec 2007
Posts: 2
Post20 Dec 2007 17:41   

Re: digital timer with JK flip flop
so when u do this areu sure of really suceeding?
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Hobby Circuits and Small Projects Problems -> digital timer with JK flip flop
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
require to operate RS flip flop from 555 timer (2)
JK and SR flip flop derivation from D flip flop (2)
Clock generation with JK flip flop (3)
DC synthesis of sync D-flip-flop maps to unnexpected flop... (2)
D Flip Flop with Preset and Clear... (9)
Hold Flip Flop with async clear (3)
All flip-flops inside FPGA are D flip flop? (7)
Scan chain with mixed clock edge flip-flop (8)
How to design a D flip-flop with set and reset based on TSPC (1)
flip flop (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS