electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Clock and data recovery
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> Clock and data recovery
Author Message
naalald



Joined: 02 Dec 2006
Posts: 300
Helped: 23
Post02 Oct 2007 13:45   

clock and data recovery basics
Hi,
Any reference about Clock and data recovery basics.
Back to top
Google
AdSense
Google Adsense
Post02 Oct 2007 13:45   

Ads


Back to top
master_picengineer



Joined: 03 Sep 2007
Posts: 1050
Helped: 62
Post02 Oct 2007 13:56   

clock data recovery basics
Hi, I posted a such question on recovery search on edabord for this post.
Back to top
Old Nick



Joined: 14 Sep 2007
Posts: 445
Helped: 49
Post02 Oct 2007 15:15   

Re: Clock and data recovery
Have a look at Manchester code.
Back to top
master_picengineer



Joined: 03 Sep 2007
Posts: 1050
Helped: 62
Post03 Oct 2007 9:22   

Clock and data recovery
Deal Old Nick,
Have you any useful doc on Monchester Code ?
Back to top
Old Nick



Joined: 14 Sep 2007
Posts: 445
Helped: 49
Post03 Oct 2007 9:42   

Re: Clock and data recovery
http://www.google.com/search?client=opera&rls=en&q=Manchester+code&sourceid=opera&ie=utf-8&oe=utf-8

There is no shortage on information on this, just have a look at the google search result above.
Back to top
Fahmy



Joined: 21 Mar 2007
Posts: 123
Helped: 28
Post13 Oct 2007 7:10   

Re: Clock and data recovery
There is a good chapter about CDRs in Razavi's book "Design of ICs for Optical Communications" , you can upload the book from the following link :
http://www.edaboard.com/viewtopic.php?p=341866#341866
Back to top
dachuan315



Joined: 11 May 2007
Posts: 21
Post14 Oct 2007 10:48   

Re: Clock and data recovery
IEEE has many paper about CDR.

Added after 10 minutes:

A 33-mW 8-Gb/s CMOS Clock Multiplier and CDR
for Highly Integrated I/Os
Ramin Farjad-Rad, Member, IEEE, Anhtuyet Nguyen, James M. Tran, Trey Greer, John Poulton, Senior Member, IEEE,
William J. Dally, Fellow, IEEE, John H. Edmondson, Ramesh Senthinathan, Member, IEEE,
Rohit Rathi, Member, IEEE, M.-J. Edward Lee, Member, IEEE, and Hiok-Tiaq Ng, Member, IEEE

Sorry, but you need login in to view this attachment
Back to top
dachuan315



Joined: 11 May 2007
Posts: 21
Post14 Oct 2007 10:50   

Re: Clock and data recovery
Analysis and Modeling of Bang-Bang Clock and Data Recovery Circuits
Jri Lee, Member, IEEE, Kenneth S. Kundert, and Behzad Razavi, Fellow, IEEE

Sorry, but you need login in to view this attachment
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> Clock and data recovery
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
CLOCK AND DATA RECOVERY? (9)
clock and data recovery (2)
Clock and data recovery circuit (10)
About clock and data recovery speed (4)
Question about Clock and Data Recovery,thanks. (3)
Clock and data recovery for serial Link (4)
How to implimente a CDR (clock and data recovery) circuits. (8)
clock data recovery....? (5)
CLock Data Recovery (3)
clock data recovery (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS