electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

How to estimate the layout area of the power transistor?


Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> How to estimate the layout area of the power transistor?
Author Message
shaq



Joined: 23 Jul 2005
Posts: 442
Helped: 92


Post21 Sep 2007 14:07   

How to estimate the layout area of the power transistor?


Dear all,

Suppose my size of the power transistor is w=900um l=0.7um
If I use the "waffle" style of layout method, how do I estimate the layout area of the power transistor?

(the spacing in a contact to poly gate is 0.4um, the min. gate poly is 0.5um)
Back to top
jttzeng



Joined: 05 Dec 2006
Posts: 7


Post22 Sep 2007 16:27   

Re: How to estimate the layout area of the power transistor?


Do you plan to draw the power mos with how many fingers (m= ?)
Back to top
Google
AdSense
Google Adsense




Post22 Sep 2007 16:27   

Ads




Back to top
shaq



Joined: 23 Jul 2005
Posts: 442
Helped: 92


Post23 Sep 2007 7:19   

Re: How to estimate the layout area of the power transistor?


jttzeng wrote:
Do you plan to draw the power mos with how many fingers (m= ?)


Dear jttzeng,

Suppose that I assume the W=9um L=0.7um M=100 (sorry, this is my first time to draw a power mosfet in a layout in my life, so I don't know how to determine the unit size of the transistor.)

Is it reasonable?
Back to top
shaq



Joined: 23 Jul 2005
Posts: 442
Helped: 92


Post27 Sep 2007 16:55   

How to estimate the layout area of the power transistor?


No body knows?
Back to top
mince



Joined: 19 Feb 2005
Posts: 88
Helped: 10
Location: Texas


Post27 Sep 2007 20:35   

How to estimate the layout area of the power transistor?


Just do some math. I don't know how big your contacts are, but suppose they're .4x.4. If you make the layout 10 rows of 10 fingers each, plus maybe a dummy on each side then you'll have 12 * .7 = 8.4 um in total gate length. For the area between gates, you'll have .4 on each side of the contact plus .4 for the contact = 1.2 um. You'll have 12+1 of these so 13*1.2 = 15.6 um. Total width will then be 15.6+8.4 um = 24 um wide. Height will be 9 u x 10 rows = 90 um. Probably want to add about 10-20% to this number for spacing between rows, so make it 105 um. Total area then will be 105 x 24. That's how you can calculate it....optimize it to however you want it to be, using the correct value for gate to contact distance plus contact width.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> How to estimate the layout area of the power transistor?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
how to estimate the layout area from schematic ? (4)
how to give the value of device area of transistor in cadenc (4)
How to estimate the soc chip power consumption? (8)
estimating the area to fabricate the layout of an inductor (2)
How to evaluate the power and area in Hspice?thanks (1)
how to estimate the snr from the PSD figures (3)
to power and area,which is the best for the LUT,PLA,ROM,CAM? (1)
how to measure the resistance value of power transistor?? (5)
How to verify the DRC of different power supply transistor (5)
how to estimate the SNR (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS