Rules | Recent posts | topic RSS | Search | Register  | Log in

design for testability : FASTSCAN suggestion

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
gold_2007



Joined: 02 Aug 2007
Posts: 42
Helped: 1
Location: bangalore


Post07 Sep 2007 10:39   design for testability : FASTSCAN suggestion

Hi

when i give run command in fastscan i get a warning with very low coverage
//warning contention on (137777), number patterns rejected = 32
i have added to resolve this . is it fine

SET COntention CHeck OFf

what should i do .
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap