Rules | Recent posts | topic RSS | Search | Register  | Log in

Synopsys power results

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
negreponte



Joined: 26 Sep 2004
Posts: 94


Post06 Sep 2007 14:25   Synopsys power results

Hi all,

i try to take some synthesys results for a system without clock. (simple combinational logic)
I run design_analyzer and I have results for frequency and area. After that I run Modelsim to generate the vcd file. The vcd file gives me the total power consumption using primepower.

The questions are the following:
How can take different measures for power changing the frequency?
Is frequency dependent on Modelsim operation scenario?


Thank you in advance
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap