Rules | Recent posts | topic RSS | Search | Register  | Log in

how to cal fmax here

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
amitjagtap



Joined: 10 Jan 2007
Posts: 89
Helped: 3


Post05 Sep 2007 10:01   how to cal fmax here

hi all,
In the fig below how to cal fmax.
what will be the skew here.
Is there any use of Tdata_q.if yes what it is?
thanking you,
Amit
Back to top
A.Anand Srinivasan



Joined: 15 Oct 2005
Posts: 1773
Helped: 213
Location: India


Post05 Sep 2007 16:50   Re: how to cal fmax here

Tclk≥Tskew+Tdata_q+Tsetup.... Tdata_q is the time required for the q to come out after the input has been given....
Back to top
amitjagtap



Joined: 10 Jan 2007
Posts: 89
Helped: 3


Post06 Sep 2007 21:58   Re: how to cal fmax here

hellow sir,
If i'm not wrong the formula for Tclk is

Tclk≥Tskew+Tpd+Tsetup. ---- Tpd is propagation delay of combi logic
I have never seen Tdata term included in cal of Tclk.
again there is skew present in clk. then it should be considered for Tclk cal.
Thinking you,
Back to top
A.Anand Srinivasan



Joined: 15 Oct 2005
Posts: 1773
Helped: 213
Location: India


Post06 Sep 2007 22:20   Re: how to cal fmax here

here there is no combinational logic but a D flip flop and the propagation delay of data to the Q has been given by Tdata_q so only i have used Tdata_q instead of Tpd,,,,
the skew of the clock is accounted for using Tskew,,,,
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap