Rules | Recent posts | topic RSS | Search | Register  | Log in

what is "delay_mode_unit" for ncverilog?

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
quan228228



Joined: 23 Mar 2006
Posts: 214
Helped: 13


Post05 Sep 2007 7:03   what is "delay_mode_unit" for ncverilog?

what is "delay_mode_unit" for ncverilog tool?

Could you give me an example?


thanks!

David
Back to top
avimit



Joined: 16 Nov 2005
Posts: 415
Helped: 68
Location: Fleet, UK


Post05 Sep 2007 9:01   Re: what is "delay_mode_unit" for ncverilog?

When applied, all the delays anywhere in your design, such as cell delays in netlist are set to unity. It is used while running nelist sims, to just make them faster.
Kr,
Avi
http://www.vlsiip.com
Back to top
quan228228



Joined: 23 Mar 2006
Posts: 214
Helped: 13


Post05 Sep 2007 10:06   Re: what is "delay_mode_unit" for ncverilog?

avimit wrote:
When applied, all the delays anywhere in your design, such as cell delays in netlist are set to unity.
Avi
http://www.vlsiip.com



Where, what does "unity" mean?

David
Back to top
avimit



Joined: 16 Nov 2005
Posts: 415
Helped: 68
Location: Fleet, UK


Post05 Sep 2007 10:19   Re: what is "delay_mode_unit" for ncverilog?

unity means 1. So all your delays throught the design are set to 1 ps or ns or whatever your timescale is
Back to top
quan228228



Joined: 23 Mar 2006
Posts: 214
Helped: 13


Post05 Sep 2007 10:34   Re: what is "delay_mode_unit" for ncverilog?

avimit wrote:
unity means 1. So all your delays throught the design are set to 1 ps or ns or whatever your timescale is


for example;

timescale 1ns/1ps

assign #3 a = b&c;

after adding option "delay_mode_unit", the NC-VERILOG tool assume that the delay value is 1 ns, not 3 ns. right?

David
Back to top
beta0



Joined: 24 Nov 2003
Posts: 117
Helped: 7


Post06 Sep 2007 15:54   Re: what is "delay_mode_unit" for ncverilog?

quan228228 wrote:
avimit wrote:
unity means 1. So all your delays throught the design are set to 1 ps or ns or whatever your timescale is


for example;

timescale 1ns/1ps

assign #3 a = b&c;

after adding option "delay_mode_unit", the NC-VERILOG tool assume that the delay value is 1 ns, not 3 ns. right?

David

no, delay mode is used for cell delay
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap