Rules | Recent posts | topic RSS | Search | Register  | Log in

Flip Flop timings issues

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
amitjagtap



Joined: 10 Jan 2007
Posts: 89
Helped: 3


Post04 Sep 2007 15:54   Flip Flop timings issues

hi all,
I read about FF timings and fmax calculations without clock skew.
I need to 1. fmax calculation with clk skew(both + & -ve)
2. Roll of data to Q delay, whether it should be included in formula for fmax
when skew is present.
3. Skew Calculations
4. With skew fmax will increase or decrease (i think it will decrease).
5.and ways to avoid setup & hold time violations.

I searched these topics on internet, i have got some idea also,but not much clear.
I get confused when i think of these issues and when slove problems.
Plz help me out of this,if anybody can..
waiting very eagerly....
Amit
Back to top
kpsai26779



Joined: 28 Jun 2007
Posts: 86
Helped: 6
Location: Bangalore, India.


Post04 Sep 2007 16:49   Flip Flop timings issues

Hi amit,

Better way to under stand timing concepts is by practicing different examples But practice by drawing "wave forms " rather than simple equations

for some basic concepts see topic

http://www.edaboard.com/viewtopic.php?p=891248#891248
Back to top
gck



Joined: 17 Oct 2006
Posts: 136
Helped: 4


Post05 Sep 2007 4:09   Re: Flip Flop timings issues

Hi,

For all you issues visit following, eda board post of mine.
http://www.edaboard.com/viewtopic.php?t=249860&highlight=

I have attached one prestation regarding this issues. That ppt will defanetly help
Back to top
amitjagtap



Joined: 10 Jan 2007
Posts: 89
Helped: 3


Post05 Sep 2007 10:28   Flip Flop timings issues

hi gck,
thanks to upload such a helpful PPT
I read the ppt.
In that Max TpFF term is used for TpHL or TpLH for cal fmax of single FF.
Further same term is used for Tclk_q.is it like this or Max TpFF is same TpLH or TpHL.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap