Rules | Recent posts | topic RSS | Search | Register  | Log in

Effects of Max Tran Violations

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
vlsirocks



Joined: 03 Sep 2007
Posts: 3


Post03 Sep 2007 14:05   Effects of Max Tran Violations

I am trying to understand what will happen if I do not fix the max tran violations .
If my timing i smeeting and I have Max transition violations will my design work ? Please comment.

Thanks ..
Back to top
deh_fuhrer



Joined: 25 Jul 2006
Posts: 422
Helped: 28


Post03 Sep 2007 15:41   Re: Effects of Max Tran Violations

vlsirocks wrote:
I am trying to understand what will happen if I do not fix the max tran violations .
If my timing i smeeting and I have Max transition violations will my design work ? Please comment.

Thanks ..


The violation of maximum output transition simply means that you are trying to drive a load with a weak driver. So the output voltage will not go upto the full level. Which eventually leads to logic failure...
Back to top
vlsirocks



Joined: 03 Sep 2007
Posts: 3


Post04 Sep 2007 13:07   Re: Effects of Max Tran Violations

Thanks Deh ... Other than upsizing the driver what are the other possibilities to fix the max tran violation ?
I guess the tool priority to fix the DRC is the highest and then the setup and hold violations are fixed ? Is my understanding correct ?
Please let me know.

Thanks ..
Back to top
eexuke



Joined: 25 Mar 2004
Posts: 198
Helped: 6


Post05 Sep 2007 1:55   Effects of Max Tran Violations

The max violation may cause large short circuit power since both PMOS and NMOS would be on for a longer period of time.
Back to top
shelkerahul



Joined: 08 Feb 2005
Posts: 80
Helped: 5
Location: Bangalore


Post06 Sep 2007 10:51   Re: Effects of Max Tran Violations

Another reason to fix transition violation is, Library will be characterized till certain value of transition. If you are exceeding that value then your library will not be having delay information in look up table for that transition. So whatever timing analysis you do, will not be correct, for particular instance.
Back to top
jitendra



Joined: 20 Aug 2004
Posts: 58
Helped: 3
Location: India


Post06 Sep 2007 10:57   Re: Effects of Max Tran Violations

Foundries specify limit on transition value beyond which they do not assure that chip will work, in other words transition violations may be one of the reasons for chip failure.
You can either increase drive strength of driving cell or insert buffer immediately after driving cell to fix transition violations.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap