electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

will low power design still be a requirement


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> will low power design still be a requirement
Author Message
vlsichipdesigner



Joined: 09 May 2007
Posts: 112
Helped: 6


Post16 Aug 2007 11:31   

will low power design still be a requirement


dear Designers,

todays talk of the town is "Wireless battery charging"
there are couple of technologies available now
* electromagnetic induction
* radio reception
* resonance

If these technologies/techniques are quite successful and could be an commercial alternative is still our low power design be one of our cost function
low power design techniques
* Multi VDD
* multi Vt designs
* Intelligent power management unit
* MTCMOS
* sleep transistors
* clock gating
* DVFS(dynamic voltage and frequency scaling).....

any thoughts???

best regards,
vlsichipdesigner
http://www.vlsichipdesign.com
[Learn ASIC chip design for free]
Back to top
sekapr



Joined: 27 Jul 2006
Posts: 100
Helped: 5


Post18 Aug 2007 18:09   

Re: will low power design still be a requirement


the low power design techniques that u have listed are needed even if you have continuous power supply available. High temperature affects the performance, longivity of the chips. Also the electromagnetic induction works similar to a transformer. It still needs power source(primary coil in a transformer) and the charging device(secondary coil) will be a part of laptop/cell phone. You can't use this charging device if you are not nearby power source. Also if you don't reduce the power dissipation in the chip, your system will get heated very soon and needs costly package and other cooling techniques.
Back to top
Google
AdSense
Google Adsense




Post18 Aug 2007 18:09   

Ads




Back to top
cadenceUK



Joined: 15 Aug 2007
Posts: 94


Post18 Aug 2007 19:30   

will low power design still be a requirement


MTCMOS techology :

Sub-threshold leakage of a transistor is the leakage current flowing through the transistor when it is turned off. In a perfect switch, such as your light switch, when it is turned off, there is no current flowing through it, and the light bulb does not glow. If the switch is bad, then even though it is turned off there could be some residual current flowing through it, which may be so small that the light bulb does not seem to glow, but its there. Modern transistors are analogous to these bad light switches, they leak when they are turned off. And to make it worse, Moore’s Law allows you to double these bad switches every two years, exponentially increasing the leakage every two years, and now it is becoming noticeable.
Thus MTCMOS are leakage solution !
Back to top
smrjaved



Joined: 15 Jun 2007
Posts: 10
Helped: 2


Post20 Aug 2007 5:19   

Re: will low power design still be a requirement


Yes the above said points are valid. What ever be the technology advancement, but still energy consumed counts. The more the energy consumed the more cost it is. So to reduce the cost of maintenance of the devices we still need to opt for low power design.
Back to top
ubna



Joined: 25 Jul 2007
Posts: 114
Helped: 9
Location: India


Post26 Aug 2007 8:28   

Re: will low power design still be a requirement


The wireless battery chaging techniques you specified are yet to prove themselves to come out of the research stages. Even if they come their efficiency could only be around 30%.

About low power designs,

Since the transistor density of the chips are ever increasing, to maintain the spent power, low power designs and researches are essential...
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> will low power design still be a requirement
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
BJT will be still used in the future? (13)
what will be current requirement for a ferrite bead? (5)
Power/Ground pad requirement for chip design! (2)
how to design a low part,low power 100meter ,wireless TX/RX (1)
about the low power low voltage r2r op design (1)
Low-voltage low-power RF design: mind struggling!!!! (18)
Low current low power ring oscillator design (4)
Foundry requirement: metal density requirement when tape-out (5)
Low power design : Active-Low or Active-High Reset ? (14)
Low power Design (14)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS