electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

why DC offset affects the performance of Zero-IF
Post new topic  Reply to topic    EDAboard.com Forum Index -> RF, Microwave, Antennas and Optics -> why DC offset affects the performance of Zero-IF
Author Message
Julian18



Joined: 09 Apr 2007
Posts: 129
Post07 Aug 2007 14:27   

why DC offset affects the performance of Zero-IF
Hi, there,
This is a conceptual question, why does DC offset affect the performance of direct-conversion RF receiver?

TIA.
Back to top
zpb2k



Joined: 22 Mar 2007
Posts: 8
Post07 Aug 2007 14:45   

Re: why DC offset affects the performance of Zero-IF
DC offset potentially shifts DC operating points of following gain stages, saturating them, causing signal clipping and reducing amplifier's input sensitivity and dynamic range. Of course, this is bad for zero-IF since the DC component is right in desired signal bandwidth and hard to be discriminated.
Back to top
Google
AdSense
Google Adsense
Post07 Aug 2007 14:45   

Ads


Back to top
khouly



Joined: 20 Oct 2003
Posts: 2479
Helped: 343
Location: EGYPT
Post07 Aug 2007 23:21   

why DC offset affects the performance of Zero-IF
also the DC can saturate the DAC used in the Baseband so the signal will be totally lost

also in the ZIF , the scond order intermodulation product are very critical "need to be minimized"

khouly
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> RF, Microwave, Antennas and Optics -> why DC offset affects the performance of Zero-IF
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
How duty cycle affects the performance of ADCs? (2)
Why phase noise affects the constallation? (5)
how to simulation the performance of a auto-zero circuit? (6)
Why the initial current flows in motor reaches zero? (2)
Why is it in the rang(+_VDD) with offset amplified? (3)
how to design a zero offset opamp? (7)
dc-offset compensated by feedback loop?(in zero if receiver) (6)
The buffer amplifier affects the phase noise of PLL? (10)
Clock uncertainty, way it affects the timing of the chip (1)
ir drop.....how the reduced voltage affects timing ? (4)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS