Verification IP

EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Verification IP

Author

Message

shaikss

Joined: 18 Jun 2007
Posts: 14

01 Aug 2007 6:06 Verification IP

I am new to this verification domain
Some where or the other, I am listening the word Verification IP
I know Internet Protocol(IP)
Whats this Verification IP?
Can u pls elaborate on this
Thanks in advance

kpsai26779

Joined: 28 Jun 2007
Posts: 85
Helped: 6
Location: Bangalore, India.

01 Aug 2007 6:53 Verification IP

Hi shaikss

IP stands for Intellectual Property, those are building blocks of systems.

mssajwan

Joined: 19 May 2006
Posts: 103
Helped: 10
Location: Banaglore

01 Aug 2007 7:48 Verification IP

Hi,
Like other IP's.
These are pre-verified models which can be directly used for verification.
For example USB verification IP is a model against which
u can verify the USB RTL.

Hope it helped.
Manmohan

shobhitk

Joined: 29 Jun 2006
Posts: 52

24 Apr 2008 7:35 Verification IP

Hi VIP means its has a compatibity to attach with any standard protocol such that SATA,USB,AXI etc
and verify you SOC with the Interface , You can Design Your Verification IP in Verilog,VHDL,SystemVerilog , directC , systemC ,
eVC,Vera.......any of them will give you the verification cabability of VIP

phoenixfeng

Joined: 27 Mar 2004
Posts: 146
Helped: 9

24 Apr 2008 12:31 Verification IP

VIP is a verified model that used for verification

senddilu

Joined: 15 Apr 2006
Posts: 14

24 Apr 2008 13:42 Re: Verification IP

A verification ip contains some components, which are useful in tesing a design. ( say USB 2.0 or PCIX) .
It contains Stimulus generator that is capable of generating tests (phase level, transfer level etc), coverage collector (to see whether all the tests have been completetly covered), scoreboarder (which checks the expected output with the actual O/P).. like this.
Idea is to automate the test as much as possible and verify the design completely.

dechen

Joined: 25 Mar 2008
Posts: 21

24 Apr 2008 17:04 Verification IP

specman evc

Google
AdSense
Google Adsense

24 Apr 2008 17:04 Ads

basha_vlsi

Joined: 19 Mar 2008
Posts: 23
Helped: 2
Location: Hyderabad, India

14 May 2008 11:34 Re: Verification IP

To provide testing block inside the design along with the DUT which is called built-in-self test

while power on the system this checks the entire system

bywater

Joined: 17 Dec 2005
Posts: 11
Helped: 1

06 Sep 2008 8:40 Re: Verification IP

shaikss wrote:

VIP and IIP are two kinds of IPs.

IIP is used for implementation of design.

VIP is just used to verifiy the design, most of which are IPs too.
VIP could not used to implement design. Verification is its only goal.

niravbhatt

Joined: 16 Mar 2009
Posts: 30
Helped: 2
Location: Ahmedabad,India

28 Oct 2009 7:52 Re: Verification IP

First of all IP what you know is also right.

But in field of ASIC Design, IP means intellectual Property.

IP can be Design IP. Which is full version of any Design , can be load into FPGA or tapped out for ASIC Chip.

If you you have question for VIP then it is Verification IP.

Verification IP is nothing but the IP only but this IP verifies your DIP (Design IP).

I hope your question is answered.