electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

CTS for MUX Clock
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> CTS for MUX Clock
Author Message
hgby2209



Joined: 07 Mar 2003
Posts: 122
Post13 Jul 2007 12:18   

CTS for MUX Clock
My clock generate circuit's structure is as the following Fig.
clk_src & clk_1 & clk_2 are create clock point, and I want clk_1 & clk_2 are balanceed.

Could anyone tell me how to do CTS using Astro for this case?

Sorry, but you need login in to view this attachment
Back to top
eternal_nan



Joined: 10 Mar 2003
Posts: 158
Helped: 15
Location: eternity
Post15 Jul 2007 0:19   

CTS for MUX Clock
Manually balance upto the mux, run CTS on the points after the mux and constrain both trees to have the same insertion delay.
Back to top
rakko



Joined: 01 Jun 2001
Posts: 244
Helped: 2
Location: mozambic
Post15 Jul 2007 4:04   

Re: CTS for MUX Clock
Why not let Astro do the whole thing. It will usually do a better job than is possible by human.

1- Specify a clock source (frequency, jitter and so on....).
2- Specify all other clocks as generated clocks sourced from the source clock.
3- Tell Astro to insert a BCT on all these clocks, including the master clock trunk.
Back to top
Google
AdSense
Google Adsense
Post15 Jul 2007 4:04   

Ads


Back to top
eminem198123



Joined: 13 Sep 2006
Posts: 19
Location: Beijing, China
Post15 Jul 2007 12:52   

Re: CTS for MUX Clock
rakko wrote:
Why not let Astro do the whole thing. It will usually do a better job than is possible by human.

1- Specify a clock source (frequency, jitter and so on....).
2- Specify all other clocks as generated clocks sourced from the source clock.
3- Tell Astro to insert a BCT on all these clocks, including the master clock trunk.


the thing is that, you can just balance all the generated div2, div3, dib6......clocks together with the root clock. Then the clk1 & clk2 generated from the MUX output are inherently balanced. The delay form the div2,div3.....clock to the MUX input must be the same.

BTW, waht does BCT stand for?
Back to top
p_shinde



Joined: 25 Feb 2006
Posts: 299
Helped: 4
Location: tokyo
Post17 Jul 2007 5:29   

Re: CTS for MUX Clock
BCT must be balanced clock tree
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> CTS for MUX Clock
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
CTS : Balancing to clock feeding to a MUX (6)
reduce skew for clock pass through mux (11)
why clock inverters are preferred over clock buffers in CTS? (4)
an old CTS question - sizes of clkcells for clock tree (1)
need help, how about gate-clock and MUX-clock? (2)
which is the best tool for CLOCK TREE SYNTHESIS-(CTS) (23)
Can we use normal buffers instead of clock buffers for CTS ? (4)
CTS on multi clock domain (1)
Clock Tree Synthesis - CTS (6)
Feedback mux in clock gating (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS