Rules
|
Recent posts
|
topic RSS
|
Search
|
Register
|
Log in
UART verilog for shift register
EDAboard.com Forum Index
->
PLD, SPLD, GAL, CPLD, FPGA Design
->
UART verilog for shift register
Author
Message
ANIL BALLA
Joined: 30 Apr 2007
Posts: 2
07 Jul 2007 8:07
UART verilog
anybody implemented uart in verilog which is similar to tl16750 functionality.
i am facing problem in receiver section.
if anybody done it, help me in this code.
Back to top
choonlle
Joined: 18 Jul 2006
Posts: 128
Helped:
21
Location: AFRICA
08 Jul 2007 2:45
Re: UART verilog
try to find it at opencores.org
Back to top
Google
AdSense
08 Jul 2007 2:45
Ads
Back to top
irata
Joined: 31 Dec 2005
Posts: 34
Helped:
2
08 Jul 2007 19:25
Re: UART verilog
here are an simple example.
Sorry, but you need login in to view this attachment
Back to top
tosonal.jain
Joined: 19 Mar 2007
Posts: 25
Helped:
1
15 Jul 2007 5:52
Re: UART verilog
hey can anybody give me the documents through which i can come to know the relevanceof using 1.5 stop bit for 5 bit transmission?
Also can any one explain in detail as what is baud rate ? for ex. 1200 baud is it equivalent to 1200 bits per second?
with Regards
sonal
Back to top
EDAboard.com Forum Index
->
PLD, SPLD, GAL, CPLD, FPGA Design
->
UART verilog for shift register
Page
1
of
1
All times are GMT + 1 Hour
Similar topics:
verolog code for shift register
(4)
shift register
(2)
shift register
(1)
shift register
(3)
Need the idea how to write the code for shift register
(2)
shift register 74ls164
(4)
Shift register problem.
(2)
3 bit shift register?
(1)
8 bit shift register SN74199
(3)
fast shift register design
(5)
Abuse
||
Administrator
||
Moderators
||
Support us
||
sitemap