electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

ISP programming of PROM in slave serial mode. is it possible


Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> ISP programming of PROM in slave serial mode. is it possible
Author Message
ahmadagha23



Joined: 04 May 2004
Posts: 187


Post13 Jun 2007 15:51   

ISP programming of PROM in slave serial mode. is it possible


hi;
Can I configure my PROM which is mounted in my board in any way except JTAG.
in other word for ISP programming of my XC18v04 PROM is there any wayexcept JTAG?

regards
Back to top
Google
AdSense
Google Adsense




Post13 Jun 2007 15:51   

Ads




Back to top
sachingorkhe



Joined: 20 Dec 2006
Posts: 45
Helped: 4
Location: Delhi, India


Post14 Jun 2007 10:11   

ISP programming of PROM in slave serial mode. is it possible


Hi Ahmed,

Plz clear what exactly you wanna to do with PROM?
How will you load your PROM at initial bring up? other than ISP?

Sachin
Back to top
echo47



Joined: 07 Apr 2002
Posts: 4206
Helped: 566


Post14 Jun 2007 11:55   

ISP programming of PROM in slave serial mode. is it possible


I don't think so. The data sheet shows only JTAG for in-circuit programming. The Master/Slave Serial pins are only for outputting the bitstream to the FPGA.
http://direct.xilinx.com/bvdocs/publications/ds026.pdf
Back to top
sachingorkhe



Joined: 20 Dec 2006
Posts: 45
Helped: 4
Location: Delhi, India


Post14 Jun 2007 14:41   

Re: ISP programming of PROM in slave serial mode. is it poss


There are 3 classical ways to configure your FPGA:

1) You use a cable from your PC to the FPGA, and run a software on your PC to send data through the cable.
2) You use a microcontroller on your board, with an adequate firmware to send data to the FPGA.
3)You use a "boot-PROM" on your board, connected to the FPGA, that configures the FPGA automatically at power-up (FPGA vendors have such special boot-PROMs in their catalogs).

So for 3rd option, you must have to configure it at very first boot up. and that must be by ISP or JTAG. Is there any problem to have a single JTAG (4-pins) connection routing to PROM?

You can program your PROM thru' JTAG and connect your FPGA to this flash in serial or in master mode.
If you don't want then don't connect all devices in a JTAG chain.

Sachin
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> ISP programming of PROM in slave serial mode. is it possible
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Programming by JTAG OK <-> PROM serial programming KO (1)
Boundary-scan/Slave serial configuration mode (1)
Programming AT89LS53 in serial mode (1)
What are the possible reasons make Xilinx PROM burn? (2)
I2C Protocol --89c51 as a slave,possible? (1)
PROm programming issue (3)
Parallel PROM programming need help!!!!! (3)
failed to write prom when programming (3)
query regarding mode setting while interfaceing with prom... (1)
power suplly doubts for programming PROM (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS