Rules | Recent posts | topic RSS | Search | Register  | Log in

How to add IO during synthesis

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
doreen105



Joined: 04 Jun 2007
Posts: 13
Location: Beijin ,China


Post08 Jun 2007 4:21   How to add IO during synthesis

I have io lib,and the synthesis tool is RTL compiler of cadence.How to add IO to my design .When I import the gate netlist to encounter,will there a ring of IO around the core area???

Thanks very much
Back to top
sree205



Joined: 13 Mar 2006
Posts: 417
Helped: 30


Post08 Jun 2007 8:48   How to add IO during synthesis

i don't know if i'm right or wrong. hopefully, ppl will correct me.

when i had a netlist, i opened the lib file to check for IO modules in it and used that to write a wrapper. i.e. for each input/output ports of my netlist, i made it pass through a io module in my lib.

the lef contains the physical information of the iopads. so, when netlist is imported to the backend tool, along with the io specification file, the pads get created.
Back to top
satyakumar



Joined: 18 May 2006
Posts: 186
Helped: 11
Location: Bangalore


Post10 Jun 2007 18:04   Re: How to add IO during synthesis

Hi Sree205,
The procedure you said is corect, but it also need to add the location of the IO pad as a seperate constraint.
Back to top
deh_fuhrer



Joined: 25 Jul 2006
Posts: 422
Helped: 28


Post05 Sep 2007 9:44   Re: How to add IO during synthesis

sree205 wrote:
i don't know if i'm right or wrong. hopefully, ppl will correct me.

when i had a netlist, i opened the lib file to check for IO modules in it and used that to write a wrapper. i.e. for each input/output ports of my netlist, i made it pass through a io module in my lib.

the lef contains the physical information of the iopads. so, when netlist is imported to the backend tool, along with the io specification file, the pads get created.


Hi Sree,
can you specify it more clearly..
Back to top
sarath51



Joined: 11 Dec 2002
Posts: 143
Helped: 7


Post05 Sep 2007 22:26   How to add IO during synthesis

during synthesis only db are read actual IO are put during placement and foor planning
Back to top
deh_fuhrer



Joined: 25 Jul 2006
Posts: 422
Helped: 28


Post06 Sep 2007 6:26   Re: How to add IO during synthesis

sarath51 wrote:
during synthesis only db are read actual IO are put during placement and floor planning


what do you mean by "only db are read".....
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap