electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Question about Clock and Data Recovery,thanks.
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> Question about Clock and Data Recovery,thanks.
Author Message
swicap



Joined: 04 Apr 2004
Posts: 124
Helped: 13
Post23 May 2007 8:44   

Question about Clock and Data Recovery,thanks.
for CDRs employing linear or bangbang PD,
what is there capture range ?

will cdr lose lock if large jitter appear in input data?
then what kind of jitter is more harmful? DJ or random jitter?

Is there possible method to design a robust lock in detect circuits to judge cdr in
lock or not?

Thanks.
Back to top
MSSN



Joined: 08 Mar 2006
Posts: 232
Helped: 26
Post23 May 2007 9:08   

Re: Question about Clock and Data Recovery,thanks.
swicap wrote:
for CDRs employing linear or bangbang PD,
what is there capture range ?

will cdr lose lock if large jitter appear in input data?
then what kind of jitter is more harmful? DJ or random jitter?

Is there possible method to design a robust lock in detect circuits to judge cdr in
lock or not?

Thanks.


Normally, CDRs have limited capture range and needs a helping loop during acquisition.

Yes, there is a possible method to design a robust lock detect circuits that detects cdr locking and unlocking to a reference frequency within a predefined ppm error.

Check Razavi's book , Design of Integrated Circuits for Optical Communications, it has a complete chapter on CDRs
Back to top
swicap



Joined: 04 Apr 2004
Posts: 124
Helped: 13
Post23 May 2007 9:50   

Question about Clock and Data Recovery,thanks.
hi,MSSN,thanks for reply.
I just want to know exactly the deviation of frequcy that cdr can capture with pd alone.
I have read razavi's book already.
It doesn't descript circuit implementation on
CDR lock in detector design, I think.
Woule u give more details? Thank u.
Back to top
Google
AdSense
Google Adsense
Post23 May 2007 9:50   

Ads


Back to top
beckchm



Joined: 13 Nov 2005
Posts: 210
Helped: 3
Post28 Jul 2007 12:58   

Re: Question about Clock and Data Recovery,thanks.
jitter is large

range cannot cover the change
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> Question about Clock and Data Recovery,thanks.
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
About clock and data recovery speed (4)
CLOCK AND DATA RECOVERY? (9)
Clock and data recovery (7)
clock and data recovery (2)
Clock and data recovery circuit (10)
Clock and data recovery for serial Link (4)
How to implimente a CDR (clock and data recovery) circuits. (8)
clock data recovery....? (5)
CLock Data Recovery (3)
clock data recovery (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS