electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

current consumption


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> current consumption
Author Message
safwatonline



Joined: 19 Nov 2005
Posts: 1418
Helped: 172
Location: EGYPT


Post22 May 2007 10:45   

current consumption


how to decrease the current consumption of the digital gates from the standard cell?
Back to top
leeenghan



Joined: 28 Dec 2004
Posts: 125
Helped: 7


Post23 May 2007 7:40   

current consumption


Hi,

1. Gate the clock to FF

2. Try to make the inter-connect shorter

3. Use lower Vdd

Regards,
Eng Han
Back to top
Google
AdSense
Google Adsense




Post23 May 2007 7:40   

Ads




Back to top
blastronics



Joined: 04 Jul 2005
Posts: 64
Helped: 3
Location: Between heaven and earth


Post23 May 2007 7:52   

Re: current consumption


1. Avoid unconnected inputs, connect this either to ground or Pulled up.
2. Use low power type IC.
3. Use CMOS instead of TTL type.
4. Use high R pullups. ex. use 10k instead of 1k.
Back to top
safwatonline



Joined: 19 Nov 2005
Posts: 1418
Helped: 172
Location: EGYPT


Post23 May 2007 12:28   

current consumption


actually i am want some non-traditional methods to decrease the current in digital gates in a specific IC technology say 0.18um and 1.8V and having an already made standard cell on 0.18um
Back to top
ieropsaltic



Joined: 25 Sep 2006
Posts: 205
Helped: 44


Post23 May 2007 14:20   

Re: current consumption


I'm not sure,but you may try decreasing the sizing of both the PUN and PDN of the standard cells (if you're using standard CMOS) .But this would trade-off with your circuit's speed .
Back to top
sp



Joined: 01 Jan 2004
Posts: 420
Helped: 27
Location: Floating Garden


Post28 May 2007 14:33   

current consumption


I am not sure on which foundry of 0.18um u gonna use... but i guess there are few types of transistor u can use to reduce the AC/DC leakage...

what i meant is those low power or thick oxide type of transistor instead of those general type... normally u need to trade off leakage for performance... for instance, when switching, the AC leakage is the Idsat current... reducing W/L will reduce AC leakage but reduce speed/driving strength...

btw, i guess u are talking about standard cell, i dunno whether it can be modify... haha sorry... I am not really onto standard cell...

sp
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> current consumption
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Power Consumption? Or Current Consumption? (9)
atmega 8 current consumption (1)
PICmicro current consumption (3)
CSR Headset Current Consumption ? (1)
GSM PA current consumption so big ? (5)
Current consumption vs Radiated / Conducted test (1)
decrease current consumption in BJT Op Amp (3)
help needed in current consumption calculation (4)
RS485-network - current consumption of transceiver question (1)
Chip that measures or informs about current at consumption! (4)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS