electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

after cadence soc encounter flow
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> after cadence soc encounter flow
Author Message
avg_emp



Joined: 08 Nov 2006
Posts: 48
Post15 May 2007 15:37   

after cadence soc encounter flow
hi,

What all the files & directories we need to check out after the full flow?
How to understand them like slack file etc.?
When to judge our design ihas generated correct files & directories?
I guess may be after post optimization.


Thanks !!!
Back to top
shiv_emf



Joined: 31 Aug 2005
Posts: 641
Helped: 16
Post15 May 2007 17:22   

after cadence soc encounter flow
after full flow .. u mean after physical verification ?

or detailed routing?
u need to check timing and congestion!! separate timing reports can be generated at various stages .. n hence u gotta cross check ur timing of design n more over detailed routing will give u accurate timing violations... n when u clear all ur violations.. then u r ready for tapeout Very Happy
Shiv
correct me if i am wrong
Back to top
Google
AdSense
Google Adsense
Post15 May 2007 17:22   

Ads


Back to top
red_boy



Joined: 15 May 2007
Posts: 17
Post16 May 2007 8:29   

Re: after cadence soc encounter flow
After P&R flow, you can export gds file into Virtuoso to merge SC, IO and other IPs. Then check drc and lvs. At the same time, you had better to extract RC to generate spef file, and use primetime read spef and verilog-netlist to check STA.
Can my answer meet your request?
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> after cadence soc encounter flow
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
What is difference Cadence SOC encounter and first encounter (3)
Specific SoC Encounter Flow (3)
Sample SoC Encounter flow script (4)
Running scripts in Cadence SoC Encounter (3)
Problem installing Cadence SOC Encounter (6)
Cadence SoC Encounter Display Problems on Linux (4)
Cadence SOC Encounter : Kubuntu Dapper Drake (1)
constraining no. of metal layers in Cadence SoC encounter (2)
Cadence Assura DRC will plug in to SOC Encounter? (1)
projects using Encounter RTL Compiler n SoC Encounter (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS