electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Place and Route


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Place and Route
Author Message
guzhal



Joined: 24 Feb 2007
Posts: 30
Helped: 1


Post02 May 2007 14:33   

Place and Route


Hi all,

In the Physical Synthesis in PKS tool, i was able to synthesis my code and get the schematic and even the initial floorplan. Once the initial floorplan is over ,i am trying to add the power nets to the netlist using the command 'set_power_stripe_spec' , but it is giving error "power specs not valid , it will be ignored"...
Can anyone help in Place and Route in PKS .Also i want to know about the first encounter flow and how to do place and route in first encounter

Is there any difference in P&R done in PKS and First Encounter


Thanks in advance



Neutral
Back to top
Google
AdSense
Google Adsense




Post02 May 2007 14:33   

Ads




Back to top
gliss



Joined: 22 Apr 2005
Posts: 670
Helped: 61
Location: Boston


Post02 May 2007 14:52   

Place and Route


You can probably create a power spec in Encounter then take that spec back into PKS. I don't know how to do it in PKS. I assumed the flows went something like this:
Classic flow
Synthesis->Floorplanning->P&R->P&R optimization
Physially aware flow:
Initial floorplanning->Macro/block placement->PK Synthesis->P&R
Back to top
shiv_emf



Joined: 31 Aug 2005
Posts: 641
Helped: 16


Post03 May 2007 17:25   

Place and Route


power specs needs GLobal net information like VDD and VSS
Back to top
guzhal



Joined: 24 Feb 2007
Posts: 30
Helped: 1


Post04 May 2007 12:44   

Re: Place and Route


pls let me know where should i include the global nets in the PKS synthesis flow
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Place and Route
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
partial place and route - how to reduce sysnthesis and place (1)
Place and Route Problem (2)
questions on place and route. (5)
how do i do a place and route (6)
regarding place and route (6)
Manual Place and route (1)
Manual Place and route (4)
Help about place and route (8)
help on place and route in ISE7.1i (4)
Interview question – place and route (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS