Rules | Recent posts | topic RSS | Search | Register  | Log in

how to analyze this bandgap reference transient behavior

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
tpeng



Joined: 21 Dec 2005
Posts: 7
Helped: 1
Post12 Apr 2007 4:31   how to analyze this bandgap reference transient behavior
look the pic. When Vdd rise up during 10us , the bandgap Vref is high than normal value. When Vdd is stable, the Vref is normal value.
I think that it is because the poor PSRR. but I am sure it.
What reason induces this problem?

Sorry, but you need login in to view this attachment
Back to top
renwl



Joined: 26 Apr 2004
Posts: 455
Helped: 23
Location: shanghai,china
Post12 Apr 2007 6:01   how to analyze this bandgap reference transient behavior
It has nothing to do with PSRR.
Back to top
gevy



Joined: 17 Nov 2004
Posts: 377
Helped: 41
Location: Russia
Post12 Apr 2007 8:35   Re: how to analyze this bandgap reference transient behavior
Capacitor is between input and output pins of bandgap voltage reference circuit.
As input voltage is increase, that it is derive by means of this capacitor and increases of output voltage.
Back to top
tpeng



Joined: 21 Dec 2005
Posts: 7
Helped: 1
Post13 Apr 2007 5:20   Re: how to analyze this bandgap reference transient behavior
Thanks the up two buddy.
there is Pmos current mirror and Cbc of NPN between input and output. I also think this is a kind of reason about it.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap