Rules | Recent posts | topic RSS | Search | Register  | Log in

Charge pump design

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
huangjw



Joined: 10 May 2005
Posts: 36


Post11 Apr 2007 7:28   Charge pump design

hi,
i will design a charge pump, and the cap can integrate in the chip and it can load up to 1mA current. which way can save the die size.
there is way that use a small cap and some other circuit can obtain a big cap, does this way fit charge pump design, and can you give me some paper on it.
thank you!
Back to top
huangjw



Joined: 10 May 2005
Posts: 36


Post16 Apr 2007 4:27   Charge pump design

can anybody help me
Back to top
tekno1



Joined: 26 May 2005
Posts: 85
Helped: 5


Post16 Apr 2007 13:08   Re: Charge pump design

Hi Huangjw,

your question is not clear.

The size of the capacitor (assuming optimized circuit and for the same input output voltages) scales with the amount of the output current. Different topologies have different efficiencies so capacitor sizes are different.

For 1 mA output current what is your input voltage range and output voltage requirement?

You are mentioning to save die area. You save die area by making capacitors external to chip since for 1mA your transfer capacitors will be very large.

I can not say much about this. To do so since you need to describe (as specifications) of your target design, process (like poly to poly cap is smaller than metal to metal cap, number of metal layers ... ) etc..
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap