electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

CMOS LDO output stage use Pmos or Nmos


Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> CMOS LDO output stage use Pmos or Nmos
Author Message
andy2000a



Joined: 18 Jul 2001
Posts: 767
Helped: 7


Post20 Mar 2007 7:00   

pmos ldo


I use 0.5u 18v cmos process
Io =30ma @ sink peak 1u ..
Io avg > 10m

if I use VIN =12 v vo=3.3 Nmos driver is easy design
even have dynamic loading transient

but when I use Vin=12 Vo > 5v ,
Nmos have Vth issue , vo <5v
, when I use pmos , pmos dynamic loading response is poor
Back to top
scottieman



Joined: 08 Aug 2005
Posts: 134
Helped: 11
Location: On Top of Silicon


Post21 Mar 2007 6:25   

ldo pmos and nmos


andy2000a wrote:
I use 0.5u 18v cmos process
Io =30ma @ sink peak 1u ..
Io avg > 10m

if I use VIN =12 v vo=3.3 Nmos driver is easy design
even have dynamic loading transient

but when I use Vin=12 Vo > 5v ,
Nmos have Vth issue , vo <5v
, when I use pmos , pmos dynamic loading response is poor


You have good description on the tradeoffs. Still, what is your question?
Back to top
Google
AdSense
Google Adsense




Post21 Mar 2007 6:25   

Ads




Back to top
andy2000a



Joined: 18 Jul 2001
Posts: 767
Helped: 7


Post22 Mar 2007 4:02   

output stage nmos


my question is , when I use pmos (nmos Vo <5v)
dynamic loading response too slow ..

when I use 100KHz pulse (drop 30ma) dymanic loading will cause 5v is drop .. even I put many nmos_Cap on 5v output is useless .. I am looking for "fast response" design for LDO .

my LDO is simple 2stage OPA driver a Pmos
I think maybe other pmos LDO design have skill
on fast response ..

by the way , is LDO i can not put too large Cap on die ..
Back to top
Btrend



Joined: 26 Dec 2003
Posts: 424
Helped: 55


Post22 Mar 2007 6:54   

cmos ldo design


Quote:
when I use 100KHz pulse (drop 30ma) dymanic loading will cause 5v is drop

if ur spec is 100KHz dymanic loading , ur BandWidth of LDO should be larger than 1Meg/(2*pi) to achieve 1% accuracy after loading released. simple 2stage will have larger gain than 1stage (diff-pair only), and larger gain means less speed.
so u can try use 1 stage with lower gain.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> CMOS LDO output stage use Pmos or Nmos
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
PMOS diff pair as 1st stage and nmos common source 2nd stage (10)
two stage op-amp - nmos or pmos input question (1)
Why PMOS used in LDO more than NMOS? (20)
CMOS PMOS NMOS?? (4)
Interchange NMOS and PMOS in CMOS (13)
hi which is better nmos or pmos or cmos (7)
Use of decoupling cap either from PMOS or NMOS (15)
RC osc ckt use Pmos cap or nmos cap ??? (1)
cmos output stage (6)
output stage of cmos comparator (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS